Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems
نویسندگان
چکیده
منابع مشابه
Run-Time Minimization of Reconfiguration Overhead in Dynamically Reconfigurable Systems
Dynamically Reconfigurable Hardware (DRHW) can take advantage of its reconfiguration capability to adapt at run-time its performance and its energy consumption. However, due to the lack of programming support for dynamic task placement on these platforms, little previous work has been presented studying these run-time performance/power trade-offs. To cope with the task placement problem we have...
متن کاملReconfiguration of distribution systems to improve reliability and reduce power losses using Imperialist Competitive Algorithm
Distribution systems can be operated in multiple configurations since they are possible combinations of radial and loop feeders. Each configuration leads to its own power losses and reliability level of supplying electric energy to customers. In order to obtain the optimal configuration of power networks, their reconfiguration is formulated as a complex optimization problem with different objec...
متن کاملEnergy Reduction with Run-Time Partial Reconfiguration in Reconfigurable Computing Systems
In this paper we investigate whether partial reconfiguration can be used to reduce FPGA energy consumption. The core idea is that within a hardware design there are a number of independent circuits, and some can be idle for long periods of time. Idle circuits still consume power though, especially through clock oscillation and static leakage. Using partial reconfiguration we can replace these c...
متن کاملData path Configuration Time Reduction for Run-time Reconfigurable Systems
The FPGA (re)configuration is a time-consuming process and a bottleneck in FPGA-based Run-Time Reconfigurable (RTR) systems. In this paper, we present a High Level Synthesis (HLS) method, based on the data path merging technique to amortize the hardware configuration time in RTR systems. It merges the Data Flow Graphs (DFGs) of two or more computational intensive parts of the application and ma...
متن کاملDesign Methodologies and Mapping Algorithms for Reconfigurable NoC- Based Systems
Nowadays, most of the reconfigurable embedded systems are designed for Field Programmable Gate Arrays (FPGAs) devices. An FPGA is an integrated circuit that can be programmed after it has been manufactured. FPGAs are similar in principle to, but have a vastly wider potential application than, programmable read-only memory (PROM) chips. FPGAs are used by engineers in the design of specialized IC...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2014
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2013.2271917